Skip to main content

The ET Minion RISC-V ISA

H.2214 | Day 1 | 12:40 - 13:15 | Speakers: Gianluca Guida

The ET Minion RISC-V ISA
A picture of a devroom at FOSDEM 2024
Open in browser
Get involved in the conversation!Join the chat

Notes

Abstract

This talk will introduce the architecture and instruction set of the ET Minion, a RISC-V CPU with custom extensions used in the ET platform, AI Foundry's open-source manycore architecture.

The talk will describe the details of the custom vector and tensor extensions implemented in this minimal RISC-V core.

For more information about the ET-platform and AI Foundry, visit https://github.com/aifoundry-org/et-platform


Notice: The placeholder video image is licensed under CC BY-SA 4.0. The original image can be found hereChanges made to the image are: Cropped the image to a new ratio, part of the image was cut off.