Skip to main content

f8 - an 8 bit architecture designed for C and memory efficiency

H.1309 (Van Rijn) | Day 2 | 09:00 - 09:20 | Speakers: Philipp K. Krause

f8 - an 8 bit architecture designed for C and memory efficiency
A picture of a devroom at FOSDEM 2024
Open in browser
Get involved in the conversation!Join the chat

Notes

Abstract

Even in modern devices, 8-bit processors are found, but the architectures used are often not well-suited to programming in high-level languages, such as C. E.g. MCS-51 (8051, 8052) based microcontrollers in the Realtek WiFi chipsets. The f8 is an architecture based on the experience and lessons learned from maintaining Small Device C Compiler (SDCC) and the many 8-bit architectures it supports. It is designed to find its niche as an 8-bit architecture in places where the power of RISC-V is not needed, and no byte of code or data memory should be wasted.

Attachments

Speakers

Philipp K. Krause

Notice: The placeholder video image is licensed under CC BY-SA 4.0. The original image can be found hereChanges made to the image are: Cropped the image to a new ratio, part of the image was cut off.